LibQA - library quality assurance for VHDL synthesis and simulation
نویسنده
چکیده
LibQA is a quality assurance tool for VHDL synthesis and simulation models which also performs timing characterization. The synthesis model is translated into an FSM, then graph exploration generates stimuli for VHDL and electrical simulation. Function, propagation delay, timing constraint violation, and hazard response are all tested.
منابع مشابه
Fast Hardware-software Co-simulation Using Software Synthesis and Estimation
In this paper we describe a technique for hardware-software co-simulation that is almost cycle-accurate, but does not require the use of interprocess communication nor a C language interface for the software components. Software is modeled by using behavioral VHDL constructs, annotated with timing information derived by basic block-level timing estimates. Execution of the VHDL processes modelin...
متن کاملRapid Prototyping of a
as simple implementation and is suited for use in broadcast networks due to the exploitation of the capture phenomenon. During the design process we utilized a novel methodology involving multirate dynamic data ow system level simulation, exploitation of a generic VHDL based implementation library, automatic VHDL generation based on the data ow description and logic synthesis. The advantages an...
متن کاملArchitectural Synthesis Via
Signature ARCHITECTURAL SYNTHESIS VIA VHDL A library based behavioral synthesis tool for digital systems is presented in this thesis. The library based synthesis tool, called TinkerTool, integrates an architectural synthesis tool, SandS, i n to the Keystone design environment. The synthesis tool provides a means by which a designer can conceive and conngure complex designs in a behavioral langu...
متن کاملBehavioral Modeling and Simulation of Semiconductor Devices and Circuits Using VHDL-AMS
During the past few years, a lot of work has been done on behavioral models and simulation tools. But a need for modeling strategy still remains. The VHDL-AMS language supports the description of analog electronic circuits using Ordinary Differential Algebraic Equations (ODAEs), in addition to its support for describing discrete-event systems. For VHDL-AMS to be useful to the analog design ...
متن کاملA Self-organizing Learning Array and Its Hardware-software Co-simulation
− In this paper, a self-organizing learning array (SOLAR) and its hardware-software (HW/SW) co-simulation are presented. In SOLAR, every neuron maximizes its information index during feed forward self-organizing learning. SOLAR was simulated on benchmark examples and showed good ability to learn exceeding the performance of many traditional classifier algorithms. A simple HW/SW co-simulation me...
متن کامل